


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H04N 7/12	A1	(11) International Publication Number: WO 99/52283
		(43) International Publication Date: 14 October 1999 (14.10.99)
<p>(21) International Application Number: PCT/US99/07507</p> <p>(22) International Filing Date: 6 April 1999 (06.04.99)</p> <p>(30) Priority Data: 60/080,916 6 April 1998 (06.04.98) US</p> <p>(71) Applicant: SEACHANGE INTERNATIONAL, INC. [US/US]; 2nd floor, 124 Acton Street, Maynard, MA 01754 (US).</p> <p>(72) Inventors: HENSLEY, Bentley, P.; 1515 Woodington Circle, Lawrenceville, GA 30244 (US). ORANGIO, Scott, D.; 1200 Plainview Way, Lawrenceville, GA 30243 (US). THOMAS, Gary, J.; 1440 Providence Drive, Lawrenceville, GA 30044 (US).</p> <p>(74) Agent: WALPERT, Gary, A.; Fish & Richardson P.C., 225 Franklin Street, Boston, MA 02110-2804 (US).</p>		<p>(81) Designated States: CA, CN, IL, JP, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report.</i></p>

(54) Title: SYNCHRONIZING, SWITCHING AND EDITING MPEG FILES



(57) Abstract

A method and apparatus for flexibly and reliably processing one or more MPEG signals from at least one source. The method provides for synchronizing (28) decoded streams (36) to a reference clock, for playing multiple streams simultaneously or for transitioning (24) between streams in a seamless manner. The output streams can have varying formats and can include both video and audio. The structure and method further provide for the capability of skipping B frames to reach a desired reference frame quickly and to edit the MPEG streams regardless of GOP size.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

- 1 -

SYNCHRONIZING, SWITCHING AND EDITING MPEG FILES

5 Background of the Invention

The invention relates generally to video and audio signal encoding and decoding and manipulation, and in particular, to a method and apparatus for flexibly encoding and decoding multiple MPEG digital video and audio streams. The television industry requires the availability of high quality, full motion audio and video signals, typically emanating from different sources. In United States Patent Number 5,862,312, filed October 24, 1995, issued January 19, 1999, and entitled LOOSELY
15 COUPLED MASS STORAGE COMPUTER CLUSTER (the disclosure of which is incorporated herein, in its entirety, by reference), there is disclosed a system and method for reliably and continuously delivering multiple media streams even if one of the nodes of the described cluster
20 were to fail. These streams are typically stored as MPEG encoded streams and/or compressed audio streams. It is important to be able to switch between the various streams in a seamless, continuous and reliable manner and to provide high quality audio and video signals having
25 on-air broadcast quality.

As the technology develops, it is also important to be able to seamlessly switch between different MPEG streams, to provide multiple streams, and to decode incoming streams "on-the-fly" so that no interruptions
30 occur in the output video or audio.

Summary of the Invention

The invention relates to a method for playing the decoded MPEG signals in a flexible and structured manner. In one aspect, the invention relates to receiving, at a
35 high data rate, plural MPEG data encoded streams from at least one source, decoding the received streams, and

- 2 -

synchronizing the multiple decoded streams to a reference clock.

In another aspect of the invention, there is provided a structure which allows the user to play
5 multiple stream inputs simultaneously. The multiple output streams can have varying formats and can include both video and audio streams.

The invention also provides the ability to play any type of MPEG file immediately followed by another
10 file and to do so seamlessly. The invention further provides the ability to skip B frames to obtain a desired reference frame quickly. Further, the invention enables the user to edit MPEG streams regardless of the GOP size. The editing can be accomplished for GOP sizes of two or
15 greater.

Brief Description of the Drawing

Other objects and features of the invention will be apparent from the following drawings, taken in connection with the description, in which:

20 Figure 1 illustrates an overall functional block diagram of the apparatus of the invention;

Figure 2 shows a more detailed schematic diagram of a controller in accordance with the invention;

Figure 3 illustrates a more detailed schematic of
25 the controller of Figure 2;

Figure 4 illustrates a schematic diagram of an interface switch in accordance with the invention;

Figure 5 illustrates a more detailed schematic of the interface switch of Figure 4;

30 Figure 6 illustrates the interface switch FPGA;

Figure 7 illustrates a GENLOCK circuitry in accordance with the invention;

Figure 8 illustrates schematically the frequency phase detector circuitry in accordance with the
35 invention; and

- 3 -

Figure 9 illustrates operation of the GENLOCK method.

Description of Particular Embodiments of the Invention

Referring to Figure 1, a decoding system 8 according to the invention has a controller 10, incorporating a central processing unit (CPU) 12, a random access memory 14, a PCI interface 16, and MPEG decoders 20, and an interface switch 24, having digital and analog outputs 26, a GENLOCK input 28, audio and video switching 30, a decoder to decoder interface 32 and a Movie2 bus interface 34.

The decoding system produces two independent switchable channels of analog or digital video and four independent switchable stereo channels of analog or digital audio (available over lines 36) from compressed MPEG data delivered over the PCI bus. The PCI bus can operate with a 33 Mhz, 32-bit data bus architecture that shares bus bandwidth between a PCI controller 42 (Fig. 2) through bus master arbitration. Each channel has an MPEG decoder 20 and, with an optional second decoding system, four (4) MPEG decoders 20 can be used, each providing two stereo channels of audio and one channel of video decompression. These decompressed audio/video streams are switched using an "on-the-fly" re-programmable digital cross-point switch 30 to connect to any analog or digital output 26.

As suggested above, two or more decoding systems can be connected together to add additional channels and more robust switching capabilities. When two systems 8 are connected according to the invention, a "master-slave" configuration is used, and a total of four analog/digital (a/d) video and eight a/d audio stereo channels can be "on-the-fly" switched to any outputs. This configuration of re-programmable switching is very

- 4 -

useful in "Program/Preview" applications typically used in a broadcast environment. This switching capability can also be used in a variety of editing applications.

In addition to the switching capabilities
5 described above, the decoding system 8 provides an interface to signals from off-the-shelf video effects units. This is accomplished using a Movie2 bus 70 (see Fig. 1). A Movie2 bus is a board-to-board interconnect standard that provides a 27 Mhz time-multiplexed
10 uncompressed multi-channel video exchange between connected units. Based on CCIR 601, SMPTE126M and EBU technical specifications, a Movie2 bus allows professional audio/video products to interconnect and exchange full-resolution studio quality video without
15 burdening local CPU busses. The Movie2 bus supports a sustained aggregate data rate well in excess of 300 MBps (MegaBytes per second).

Use of a Movie2 bus allows the decoding system, in accordance with the illustrated embodiment, to route
20 video to, from and/or through other units that support the Movie2 bus. Movie2 signals are switched using the cross-point switch 30, of switch 24. This allows decoded MPEG outputs to be routed to a Movie2 bus and signals from a Movie2 bus to be routed to the system's digital
25 and analog outputs 26. To achieve a maximum set of features, two decoding systems would be connected, as noted above, through a master-slave bus while a special feature unit would be connected to the master decoding system through a Movie2 bus connection 70. Thus, decoded
30 video from multiple channels can be routed through Movie2 bus 70 and connected to special effects units (such as character generators, still stores, 2D and 3D effects/mixers, etc.)

- 5 -

The result can be displayed before or after passing through switch 30, and can be routed back through an MPEG encoder to encode any resulting edited video.

Referring to Fig. 2, the controller 10 consists of the following major functional elements: the CPU 12 and the PCI Control 42 for the PCI bus 111 through PCI interface 16, RAM 14, an FPGA (field programmable gate array) Control 84, FPGA unit 86, two MPEG Audio/Video Decoders 20, Audio/Video Switch 87, Audio/Video Outputs 36, Peripherals and a System Sync. These functional areas combine to produce two independent switchable channels over lines 36, outputting analog/digital audio and video from MPEG data delivered through PCI bus 111. The embedded CPU processor 12 (for example, an Intel 80960HA) controls high speed data transfers from the RAM to the audio/video decoders 20. A local Bus/PCI bus master interface chip acting as PCI controller 42 (for example, PCL Technology PCI9080) performs high speed data transfers from the PCI bus to the RAM, controlled by logic in the FPGA 84. The embedded processor also performs audio/video initialization and assists with an MPEG video decoding for each audio/video decoder channel over outputs 36. The controller contains two serial ports 100, 102, and status LED's over lines 104 for external status/monitoring. An external system sync (external video input) at 106 provides optional synchronization for all channels of a system.

CPU and PCI elements include the PCI bus interface 16, embedded CPU 12, a CPU Boot PLX 121 and the controller FPGA logic 84.

The, system receives MPEG data through the PCI bus interface 42. A PCI interface chip 110 controls the interface function between the PCI bus 111 and an embedded CPU's local bus 112. The PCI interface 16 requests the CPU bus 112 (becomes local bus master) in

- 6 -

order to transfer data in a burst mode, into and out of local RAM 14.

The embedded CPU processor 12 is used to control MPEG data movement to the two audio/video decoders 20, initialization of the audio/video decoders and initialization/management of the system.

The CPU 12 shares a bus with a PCI bus master interface chip 110 (of interface 16) and a DMA bus master control 120 located in a controller FPGA 84. RAM control is performed by the controller FPGA 84 and direct memory access (DMA) and I/O control are processed by the controller FPGA 84. Chip selects, CPU start-up logic and FPGA programming control are performed in the CPU boot PLD 121.

A boot sectorized flash memory 122, (for example, 512K x 8) provides initialization code for CPU boot operations. Application code is downloaded to RAM as part of an initialization process. Mainline CPU code is processed from RAM. Serial ports 100, 102 or the PCI interface 16 can be used to download new code to the flash memory 122. FPGA configuration(s), video quantization tables and other non-volatile configuration data is stored in flash memory as well.

The decoding system decompresses two channels of video and four channels of stereo audio. Video can be displayed at SIF, half D-1 or D-1 resolutions in NTSC or PAL formats in accordance with the invention. Audio outputs can be mono, dual mono, stereo or joint stereo. The MPEG decoder (for example, an IBM MPEGCD21) decodes compressed source material having one of the formats listed below:

- MPEG packetized elementary stream (PES), as defined by ISO/IEC 13818-1
- MPEG-2 video elementary stream, as defined by ISO/IEC 13818-2

- 7 -

- MPEG audio elementary stream, as defined by ISO/IEC 11172-3, Layers I and II
- MPEG video elementary stream, as defined by ISO/IEC 11172-2
- 5 - ISO/IEC 11172-1 packets
- Supports 4:2:2 chroma format, 1PB data at up to 50Mb/s

The MPEG decoder 20 extracts MPEG DTS/PTS time stamps from packetized data streams and associates these
10 time stamps to synchronize the audio/video outputs. Digital video outputs are transferred through an audio/video decoder switch to programmed analog and digital video/audio outputs 36. Video is converted to analog using a digital video encoder 126. Digital audio
15 outputs are likewise converted using a digital-to-analog audio converter 128. Audio/video analog outputs are buffered and amplified prior to final output. The decoding system provides CPU controlled audio level adjustments and fine tuning adjustments through the
20 interface switch 24 (Fig. 1). Video can also be converted to serial D1, component digital video, through the interface switch. In addition, a digital audio bit stream can be converted and output as AES/EBU type digital audio.

25 MPEG compressed data is input through the FPGA's 84, 86, which create a serial input/output on bus 130, a sixteen bit data bus, which is shared, for asynchronous reads and writes, to an internal processor of an MPEG decoder chip. Bit and display buffers are dynamically
30 sizable and are located in the MPEG decoder's dedicated RAM 133. RAM can be configured for 4:2:0, D1, for 4:2:2, D1, or for 4:2:2, full CCIR 601 resolution.

In the illustrated embodiment, the audio/video decoder 20 has a 27 MHz operational clock implemented
35 using a VCXO/system sync circuit located on the interface

- 8 -

switch 24. Audio and video specific clocks are produced by an internal PLL circuitry of the MPEG decoder. Audio PCM clocks and a 256fs clock (256 times the sampling frequency) are output to an A/V cross-point switch 30 of the interface switch 24. The VCXO/system sync function also produces vertical and horizontal sync signals to all MPEG decoders 20.

Audio levels are controlled by software programming of the MPEG decoder's attenuation registers and/or programming audio level adjust ICs located on the interface switch 24. A more detailed schematic block diagram of the control 10 is illustrated in Fig. 3.

Referring to Fig. 4, interface switch 24 receives decoded digital audio/video data from the controller 10 as well as optionally from another decoding system 10a and/or the Movie2 bus interface 34. Digital audio and video are switched using the re-programmable cross-point switch array 30. The audio/video signals can be switched to: (1) on-board output circuitry, (2) another decoding system, or (3) a Movie2 bus interface - from: (1) on-board decoders, (2) another decoding system, or (3) a Movie2 bus interface. The output can be broadcast quality analog audio, AES/EBU digital audio, broadcast quality analog video and SMPTE serial D1 (component digital) video. The interface switch 24 also provides line locked GENLOCK for all video channels and color locked GENLOCK for analog video channels.

The re-programmable cross-point switch 30 is used to reconfigure connections of decoder 20 audio/video outputs 36. Each MPEG decoder audio and video output over lines 36 (from either a master or slave decoder) can be connected to one of analog and/or digital outputs 26 of the interface switch. This switching arrangement provides program and preview functions which are used throughout the broadcast industry. It also provides an

- 9 -

ability to route signals to and from a daughter card, and to and from a Movie2 bus 70, providing a wide variety of an on-air, on-line and off-line editing and effects capabilities.

5 Using the structure described above, the apparatus of the invention provides the ability to play any type of MPEG file immediately followed by another file. The transition between files is seamless and is controlled by the embedded CPU 12 of the controller in conjunction with
10 the interface switch 24. In particular, the first MPEG stream is stored in the CPU memory 14 and is decoded using one of the decoders 20. As that stream is being played, the second stream is stored in the CPU memory 14 and is available for decoding by the other decoder 20 of
15 the controller 10. At the correct time, the second stream begins playing by the action of the cross-point switching array 30. For example, that array switches the first input stream over lines 36 to the second input stream over those lines in a seamless and continuous
20 manner so that the output over the analog/digital audio/video outputs 26 is provided with a seamless transition from the first stream to the second stream.

 In addition, the decoders 20 are flexible enough to handle varying formats. Not only can they handle
25 different input formats, but they can also provide multiple output formats as well. As an example of the flexibility of the system, both decoders can be operating simultaneously on different input streams and the outputs, over the lines 36, from each switch to the
30 cross-point switching array 30 can then be connected to the correct output lines 26. Accordingly, the invention provides for the output of multiple streams, simultaneously, one stream, and for a transition between two streams.

- 10 -

The control circuitry 10 also enables the system to skip a plurality of so-called B frames in order to get to the desired reference frames more quickly. The skipped frames need not be played and can, accordingly, be discarded.

As noted above, all of the input streams can be synchronized to the same reference clock so that, using the GENLOCK signal and circuitry, they can be synchronized to each other. In addition, the structure of the invention can be used to enable one stream to be previewed while the other stream is being played as an output, that is, on-air. The previewed stream can be directed to either the Movie2 bus directly or to a separate output directed to a display monitor at, for example, the studio itself. In this manner, different video streams can be reviewed while a known stream is being output for broadcast. In those instances when, referring to Figure 1, a second decoding system is employed, yet greater flexibility can be obtained with the control elements preferably operating in the master-slave relationship.

Movie2 Bus Function

The Movie2 bus 70 provides a standard passive back plane interface 34 to add special features to an output of a decoder. Mixing, 2D video effects and linear and alpha keying are a few special features that can be added. The Movie2 bus is located on the interface switch on which I/O is processed using the cross-point switch 30 and programmable logic located in an interface FPGA 241.

Interface EPLD

An Interface EPLD 243 provides two channels of YUV to SMPTE-125 parallel D1 conversion (for data sent to D1 digital video converters), video GENLOCK PLL control,

- 11 -

video Hsync, Vsync and field timing, SMPTE-125 embedded audio packaging, LITC data input and output formatting, and miscellaneous hardware control. Miscellaneous hardware control communicates to the control 10 through a serial input/output (SIO) bus 270.

A more detailed schematic description of the interface switch is provided in Fig. 5 and Fig. 6 (interface switch FPGA).

Video GENLOCK PLL Control

Referring to Fig. 7, an FPGA is used to provide video GENLOCK control between an on board VCXO 293 and an external reference 284. The internal VCXO is locked in frequency and phase to the external video hsync. If an external clock source is not present, a control voltage will be set to a mid-range frequency of the VCXO.

System GENLOCK uses the VCXO clock source 293, the FPGA and a 12 bit digital to analog (D/A) converter 290. All of the phase-locking intelligence is located in the FPGA. The D/A converter 290 is updated every horizontal sync period. The D/A converter responds, in approximately 16-32 usec, by changing its output analog control voltage over line 292 to the VCXO 293. The FPGA creates an outgoing horizontal sync (H_{out}) (as well all other video timing) based on the VCXO clock frequency.

The outgoing horizontal sync (H_{out}) locks to incoming horizontal sync (H_{in}) through a two step process. Each step uses digital logic to produce the desired response.

First, referring to Fig. 9, upon enabling and automatically detecting an external source (step 500), a frequency detector 296 measures the H_{in} period in numbers of 27Mhz clock samples. (step 502) The VCXO 293 is then adjusted until the number of clocks per line is correct (1716 for NTSC, and 1728 for PAL). (step 504)

- 12 -

The second step of the phase lock process, further adjusts frequency and aligns the phases of H_{out} and H_{in} . (step 506) This is achieved by first synchronizing H_{out} with H_{in} (step 508), then measuring and adjusting the D/A 5 290 for each clock sample of phase difference detected. (step 510) A "snap" algorithm is applied to achieve minimum alignment time. This algorithm is based upon a continuous or analog model of phase locking. As the two signals "slide" in phase with respect to one another, the 10 phase lock loop attempts to "pull" or adjust the VCXO. When the VCXO frequency passes through that state in which H_{out} and H_{in} are equal, the direction of the "slide" will change. The frequency/phase detector 296 is illustrated in greater detail in Fig. 8.

15 A continuous system is approximated by adjusting the VCXO in equal frequency increments every line time. In this way, the rate of change of the frequency is linear. When the slope of the frequency change is zero, the desired frequency is achieved. As the VCXO is 20 adjusted, the phase difference will begin at and return to a set threshold level in a short amount of time. The lock frequency is the midpoint of the frequency difference between the threshold frequencies. (This is the point where the slope is zero.) This frequency is 25 loaded into the D/A converter the next time the phase difference is zero, causing a "snapping" effect to the desired frequency.

Additions, subtractions and other modifications of the invention will be apparent to those practiced in this 30 field.


- 13 -

What is claimed is:

1. A method for playing decoded MPEG signals
comprising
receiving at a high data rate plural MPEG data
5 encoded streams from at least one source,
decoding said received streams, and
synchronizing multiple decoded streams to a
reference clock.
2. A method for playing in sequence a first and
10 a second encoded MPEG file comprising
decoding each MPEG file to be played,
seamlessly switching between the first and the
second MPEG file where said first and second MPEG files
have different formats.
- 15 3. A method for editing an encoded MPEG file
comprising
decoding said MPEG file, and
editing said MPEG file independent of GOP size.
4. A method for editing an MPEG encoded file
20 comprising
reading the encoded file,
skipping selected B frames of the read file
without decoding them, and
processing only a next non-B frame of the MPEG
25 file.
5. A method of processing and presenting video
and audio signals comprising
acquiring a plurality of video and audio signals,
said video signals and said audio signals having
30 different formats, and

- 14 -

processing said different format signals and generating a single format stream derived from said different format video and audio signals.



2/9




FIG. 2

3/9




FIG. 3

4/9




FIG. 4

5/9




FIG. 5

6/9





FIG. 6

7/9



Genlock
FIG. 7




FIG. 8

9/9




FIG. 9

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/07507

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) :H04N 7/12

US CL :348/845.3; 705, 386/86

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : Please See Extra Sheet.

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,299,855 A (SIANN) 20 July 1993 whole document	1
Y	US 4,831,446 A (NAKAJIMA et al.) 16 May 1989 whole document	1
Y	US 5,635,979 A (KOSTRESKI et al.) 03 June 1997 figure 1, columns 4 and 7	1
X	US 5,325,131 A (PENNEY) 28 June 1994 whole document	2, 5
X	US 5,602,592 A (MORI et al.) 11 February 1997 figures 7-14	2,5

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
B earlier document published on or after the international filing date	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*A* document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means	
P document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

09 JUNE 1999

Date of mailing of the international search report

07 JUL 1999

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

CHRISTOPHER GRANT

Telephone No. (703) 305-4755

Joni Hill

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/07507

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,504,585 A (FUJINAMI et al.) 02 April 1996 col. 7, lines 10-30.	3, 4
X	US, 5,305,113 A (TWAMURA et al.) 19 April 1994 whole document	3,4
X	US 5,535,008 A (YAMAGISHI et al.) 09 July 1996 col. 2, lines 38-63, col. 11, line 1 - col. 13, line 12. col. 17, lines 10-34	3, 4

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/07507

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/07507

B. FIELDS SEARCHED

Minimum documentation searched

Classification System: U.S.

348/845.3, 423, 484, 385-387, 500, 501, 510-512, 537, 553-556, 705, 706, 725, 726, 10; 386/68; 455/6.2, 6.3; H04N 7/12, 716, 7/173, 5/04

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I, claim 1, drawn to method for playing decoded MPEG signals comprising synchronizing multiple decoded streams.

Group II, claims 2 and 5, drawn to method for playing or presenting MPEG file comprising switching or processing different MPEG or audio-video files.

Group III, claims 3 and 4, drawn to method for editing an encoded MPEG file comprising editing the MPEG file independent of GOP size or processing only a next non-B frame of the MPEG file.

The inventions listed as Groups do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons:

Noting in particular that the method for playing decoded MPEG signals by synchronizing multiple decoded streams in group I does not include; the method for playing or presenting MPEG file comprising switching or processing different MPEG or audio-video files in group II, and the method for editing an encoded MPEG file comprising editing the MPEG file independent of GOP size or processing only a next non-B frame of the MPEG file in group III.

Noting in particular that the method for playing or presenting MPEG file comprising switching or processing different MPEG or audio-video files in group II does not include the method for editing an encoded MPEG file comprising editing the MPEG file independent of GOP size or processing only a next non-B frame of the MPEG file in group III.

THIS PAGE BLANK (USPTO)